Abstract -In this paper, we present a new digital signal processor developed for digital camcorder applications. Taking the digital image signal from A/D converter, the signal processor generates luminance and chrominance signals of the image using an efficient RGB interpolation algorithm and histogram accumulation. We propose a low-cost RGB interpolation algorithm that has little image degradation and show the usefulness of histogram accumulation implemented in the signal processor.
I. INTRODUCTION Digital camera applications become so popular that the digital signal processors which extract and process the image signal of CCD(Charge Coupled Device) play an important role in the applications. As the progressive scan applications such as digital still camera and digital television increase, the progressive scan type CCD is being widely used. The progressive scan type CCD has advantages over the conventional interlaced scan CCD[ 11. Since the progressive scan CCD is usually based on an RGB primary color filter array, it can provide a better color representation than the interlaced scan CCD that has a complementary color filter array. However, the progressive scan CCD has only one color component, R, G, or B, for each pixel, and thus an RGB interpolation algorithm is essential to calculating three color components for each pixel. In [l] , they evaluate several RGB interpolation algorithms with respect to image quality and hardware complexity, and propose an algorithm suitable for the progressive scan CCD, which requires two line memories and complex comparison logic. To cope with the hardware complexity, we propose a new RGB interpolation method that needs only one line memory.
Many digital signal processors include a function to expand the dynamic range of the image[2] [3] . For example, to expand the dynamic range, the processor in [2] extracts the variation of the peak level and median level in a frame according to the variation of the target iris control level, and determines the current illumination condition to control iris, gain, and knee circuit. Hence the processor cannot determine the illumination condition until several frames pass. Another example is the processor in [3] that controls the gamma slope to extract a set of feature data from an input image. As a set of feature data of the image, the processor calculates the numbers of pixels of luminance value in the dark range, in the middle range and in the bright range to make the relationship between the set of feature and the selection of the gamma slope by using a neural network.
In this paper, we propose a new method to determine the illumination condition and expand the dynamic range. The presented processor makes a histogram of the luminance level in a frame and expands the dynamic range by controlling the slopes of knee compensation. By doing the histogram accumulation, the processor can also output histogram-equalized images in real-time. The histogram equalized image is useful in surveillance applications since it is high-contrast even in very dark illumination condition. This paper is organized as follows. Section 2 describes the functions of the proposed digital signal processor. We propose an efficient RGB interpolation algorithm that can be implemented with the low-hardware cost without image degradation in section 3, and show a histogram accumulation method and its usefulness in section 4. The chip implementation is described in section 5.
11. FUNCTIONS Fig. 1 shows a block Qagram of the proposed digital signal processor. The processor receives the image signal digitized by the A D converter and performs several image processing to generate luminance(Y) and chrominance(C) signals. The processor consists of eight blocks: digital clamp, RGB interpolation, knee compensation, white balance/RGB to YC matrix, edge enhancement, histogram accumulation, timing generator, and MICOM interface.
Due to system noise, the input image signal from the AiD converter may have an varying black level in each horizontal line. Hence, in each line, the digital clamp block averages values of optical black pixels to determine the black reference level, and calculates the difference between the normal pixel value and the black reference level. In this way, the processor can obtain a pure signal from a noisy input. Unlike to three CCD type, the single CCD supports only one color component, R, G, or B, per pixel, because there is one RGB primary color mosaic filter array in the single CCD type. Therefore the RGB interpolation block is required to calculate three color components for each pixel from the neighboring color pixel values. For example, in a B color pixel, the block interpolates its G and R values using the values of the neighboring G and R color pixels, respectively.
The knee compensation block expands the dynamic range of a image. The luminance value of an important object in a image may be in the low or middle range. To expand the dynamic range, the block emphasizes the signal value in the low or middle range and suppresses the signal value in the high range. By doing so, the important object can be represented with the values of wider range. Hence, it is very important to determine adequate slopes and the knee-point with considering the illumination condition. The knee-point is defied as a point at which thz applied slope varies.
As the color temperature and the spectral output are dependent on the variation of light sources, the CCD output that is influenced by the light sources cannot represent the true color of the image. To represent the original color, the white balance block must adjust the ratios of the color components conforming to the light sources. And the matrix block converts the R, G and B signals into luminance(Y) and chrominance(C) signals.
The edge enhancement block compensates the edge component of vertical direction as well as that of horizontal direction. For the vertical direction edge compensation, the processor includes four line memories.
In addition, the processor has a histogram accumulation block. The histogram accumulation block makes a histogram which represents the number of occurrence of the luminance levels in a frame. The hstogram information is very valuable to determine a proper knee-point and to perform a histogram equalization. The block also plays an important role in expanding the dynamic range of image according to the light condition, that is, the processor can determine the knee-point and slopes dynamically.
Lastly, the processor includes a timing generator. The timing generator makes a number of timing signals needed to dnve a CCD and a CDS(Corre1ated double sampling) chip. It also generates the sync signals to indicate active pixels and lines, and includes a function to control the speed of electronic shutter.
The blocks mentioned above have many parameters to turn odoff functions and control some coefficients such as matrix, white balance, knee-point, and knee-slope. The parameters are controlled by an external MICOM chip through a serial communication supported by the MICOM serial interface block.
RGB INTERPOLATION
Since the progressive scan CCD usually has one RGB primary color filter array, the CCD outputs only one color component per pixel. Therefore, the signal processor has to calculate the other color components using the neighboring color pixel values. In this section, we present an RGB interpolation algorithm and its efficiency. However, as there are G color pixels in every line, we can interpolate the missing G pixels with three neighboring G pixel values, which are always available with only one line memory. If the processor averages two horizontally neighboring G pixel values to calculate the missing G pixel value, edges may suffer from the blurring effect. In order to preserve the sharp edges, the processor takes a median value among the three G pixel values as the missing G pixel value, as shown in Equation 2.
Where
: interpolated value of the missing G color pixel at (a, b) ,
To show the efficiency of the proposed interpolation algorithm, five RGB interpolation algorithms described below are compared. Table 1 shows the hardware complexities of the interpolation algorithms. The Copy method requires no line memory for G interpolation as the previous pixel values are directly used for the missing pixels. Be aware that it still needs a line memory for the R and B interpolation. The Average method I uses two horizontally neighboring pixels, and thus requires a line memory for R and B interpolation and one adder for G interpolation. Since the Average method I1 averages four neighboring pixels, it requires two line memories and six adders. The Sort/Average method is a variation of the Average method 11. Instead of averaging four neighboring pixels, the method averages two median values among four neighboring pixels. Therefore, the method needs two line memories and a sorting engine that is composed of six comparators and a complex selection logic. Finally, the proposed method requires only one line memory, three comparators and a simple selection logic to take a median value among three neighboring pixels. Therefore, in terms of hardware complexity, the Average method I1 and the Sort/Average method that need two line memories are more expensive than the others. Fig. 3 shows the quality of images resulted from the interpolation algorithms. In Fig. 3(a) , the interpolated image is very coarse in pixel size and is sawtooth, because it only copies the neighbor pixel value. In Fig. 3(b) , image degradation occurs near edges, that is, the edge components are very unclear around the roof and wall of the house on the right-hand side. In Fig. 3(c) , (d), and (e), the edge component is clear over that of Fig. 3(b) Vol. 44, No. 4, NOVEMBER 1998 Hardware complexity 1 line memory 1 line memory, 2 adders 2 line memories, 6 adders 2 line memories, 2 adders, 6 comparators 1 linememory, 1 adder, 3 comnarators images are not sawtooth. This implies the Average method 11, the SodAverage method and the proposed method are better than the others in terms of image quality. As a result, the proposed method is very efficient in that it can provide good quality images with inexpensive hardware cost.
1)
(c) Average method I1 For expanding the dynamic range of the image, the proposed processor performs the knee compensation as explained in section 2. It is important for an adequate knee compensation to calculate a knee-point and knee-slopes based on the illumination condition. In adhtion, surveillance applications require high-contrast images regardless of the illumination condition. In this section, we show that the histogram accumulation is very useful for both the knee-point determination and the histogram equalization.
As stated before, a histogram of an image represents the frequencies of the occurrence of the luminance levels in a frame. Hence, the processor can know the illumination condition of the object by investigating the histogram. For example, if the histogram is well distributed to the entire luminance range, its illumination is in front-light condition. On the contrary, if the histogram is distributed to a small range, its illumination is in back-light or excessive-front light condition. In these cases, the images may be low-contrast and indistinguishable.
The histogram information generated in histogram accumulation block is transferred into the MICOM, where a knee-point determination program is running. First, the program searches a peak point in the histogram. Second, the program investigates the histogram around the peak point and determines the illumination condition and searches the x-coordinate of the knee-point of which the histogram value is less than the predetermined value, for instance, about 1% of the histogram value of the peak point. If the x-coordinate of the knee-point is far from the peak point, the image is in the front-light condition. The processor turns off the knee operation for such a highcontrast image. Otherwise, the image requires the knee operation and the program proceeds to the next step. The y-coordinate of the knee-point is determined by the ratio of the summation of the histogram values of the levels less than the x-coordinate of the knee-point and the number of total pixels. From the x-, y-coordinate of the knee-point, knee-slopes are calculated automatically. Then, these parameters are transferred to the signal processor that p e r f o m an adequate knee compensation. To expand the dynamic range of the object with high luminance level as well as the object with low luminance level, a multiplepoint knee algorithm is being developed.
A histogram equalization transform is a powerful technique for image enhancement [4] . Because of inadequate illumination condition, images of the CCD may have very low-contrast with narrow histogram and may be indistinguishable. If a camera system is used in surveillance applications, it is very important to obtain high-contrast images even under dark environment. The histogram equalization algorithm distributes the luminance level in order to transform the input image into a highcontrast image by extracting the relationship between the input and the output luminance levels. The histogram information is applied to making a cumulative distribution function of the luminance levels. If we assume that consecutive frames in time are highly correlated and have almost the same histogram feature, the processor can generate high-contrast images that are easily distinguishable by using the previous histogram information to stretch the dynamic range over the entire range. Fig. 4 . shows a block hagram of histogram accumulation. The block is composed of two memories, histogram memory and accumulation memory. The histogram memory contains frequencies of the occurrence of the luminance levels in a frame. When a frame is over, the data in the histogram memory are accumulated in the increasing order of address and are stored in the accumulation memory. As the address counter reaches 255, the accumulation memory contains the cumulative distribution function of the luminance levels, and the block can generate a histogram-equalized image. To make the histogram of the next frame, the histogram memory is initialized to zero. To determine the knee-point, the MICOM reads the contents of accumulation memory by using the ext-addr and histogram-data signals. Since an entry of the accumulation memory represent a cumulative value, the histogram information is calculated from the difference between consecutive values.
Using the lstogram information, the processor can also perform the dynamic knee-point determination and the histogram equalization transform. In conclusion, the histogram accumulation is a very useful feature in CCD applications. V. VLSI IMPLEMENTATION The digital signal processor was fabricated using a 0.6 pm double metal CMOS process. Fig. 5 We present a digital signal processor developed for digital camcorder applications. The processor extracts a image signal from a CCD and performs some image processing. To implement the processor in a small size, an efficient RGB interpolation algorithm is developed. The algorithm that can be implemented with only one line memory has produced almost the same image quality as those that have more hardware complexity. In order to determine the current illumination condition, a histogram accumulation method is presented. By using the histogram accumulation, the processor can control the knee compensation adaptively and generate histogram equalized images in real time. The feature makes the processor very useful in surveillance applications.
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